Debug topology
debug port, access ports, ROM tables and JTAG IDCODEs, with no chip definition (
probe-rs info
in a page)
Log